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1. INTRODUCTION
Traditionally analogue signal processing has been thought of in the form of voltage
rather than current as the signal variables. This has been quite evident when the available
current signals are first converted into the voltage domain before carrying out any analogue
signal processing. Even though Bipolar Junction Transistor ( BJT ) and Metal-Oxide-
Semiconductor Field-Effect Transistor ( MOSFET ) are current output devices, most often
they are utilized to perform voltage oriented operations. An attractive alternative to voltage-
mode circuits can be current-mode circuits, the advantage being inherent wide bandwidth
capability of current signals [1,2]. With the recent advances in integrated circuit design
techniques, state-of-the-art analogue IC design is able to exploit the potential of current-
mode analogue signal processing providing elegant solutions to many circuits and systems
problems.
Over the last few years in analogue and digital CMOS Very Large Scale Integration
( VLSI ), the research interests have been focussed on a new generation of analogue
sampled data processing called Switched-Current Circuits [3,4]. These circuits include
switched-current filters, current mirrors, memory cells and dynamic current copiers. The
basic motivation behind these developments is the shrinking feature size of the digital
CMOS technology requiring the reduction in the power supply voltage. With 3.3 volts
being most likely the future CMOS industry standard, the threshold voltage will be chosen
for optimizing the digital performance. In consequence, the analogue voltage domain will
suffer. This can be overcome by processing signals exclusively in the current domain.2
Furthermore, current processing circuits offer high performance properties such as speed,
bandwidth and accuracy which make them preferable to the voltage-mode circuits [2].
In the analogue voltage domain, most of the signal processing operations are
accomplished by the use of passive negative feedback around a high gain voltage
operational amplifier, the primary concern being amplifier gain independent of the active
device parameters. This strategy has worked well, since most analogue circuits are
composed of voltage-mode OP-AMPs in different circuit configurations. Unfortunately, the
voltage-mode OP-AMP suffers from several limitations. The product of the closed-loop -3
dB bandwidth and the closed-loop gain is approximately constant, which means if we try to
increase the close-loop gain, the bandwidth is sacrificed. By adopting a current-mode
approach to a range of amplifier designs based on current conveyors, a constant closed-
loop -3 dB bandwidth independent of the closed-loop gain can be achieved [2,5].
With the growing interest in current-mode analogue circuits, various techniques to
design current conveyors and current-mode OP-AMPs were established over the past few
years. Most of these designs utilize voltage-mode OP-AMPs as the basic unit. In this
report, an innovative technique for designing a fully-differential current-mode OP-AMP is
presented.
The second chapter deals with conventional current conveyor theory and design
techniques for its implementation. The theoretical specifications of the differential current-
mode OP-AMP are also explained.
The third chapter describes how the fully-differential current-mode OP-AMP is
developed without using a conventional voltage-mode OP -AMP. The complete circuit3
design is described in detail, and simulation results are presented. Also possible sources of
error that can affect the performance of the circuit are considered.
Chapter four deals with sampled-data analogue signal-processing systems using
current-mode circuits. The different circuit configurations using the same basic differential
current amplifier topology such as sample-and-hold circuits and integrators are discussed.
The last chapter summarizes the work done and highlights future possibilities in this
area.4
2. CURRENT AMPLIFIER THEORY
2.1 THE CURRENT CONVEYOR CONCEPT
Acurrent conveyor isa four ( possibly five) terminal device, which when
arranged with other electronic elements in specific circuit configurations, can perform many
useful analog signal processing functions[6-91.Similar to a conventional
( voltage- mode ) OP-AMP, the current conveyor simplifies the design for current-mode
circuits.
The first current conveyor (CCI), as initially introduced, is a three port device
whose black box representation can be seen in Fig 2.1. In mathematical terms, it can be
described as [6]
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(3.1)
If a voltage is applied to the input terminal Y, then an equal potential will appear at X.
Similarly, an input current, I, forced into terminal X, will cause an equal amount of current
to flow into terminal Y.Also,the current I will be "conveyed" to the output terminal Z such
that the terminal Z will have the properties of a current source of value 1,i.e, a very high
output impedance. The device exhibits virtual short-circuit input characteristics at port X
and a dual virtual open-circuit input characteristic at port Y.5
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Figure 2.1. Black-box representation of the current conveyor.6
Earlier, this current conveyor was implemented using Bipolar Junction Transistors
to construct a wideband current measuring device and a negative impedance convertor. The
need for high quality monolithic PNP BJTs hindered the fabrication of CCI in IC form
[7]. To increase the versatility of the current conveyor, a second generation current
conveyor ( CCII) was introduced. In this version, no current flows through the terminal Y
[8]. Utilizing the same block diagram representation as that of the CCI,CCII can be
described as
Iy 000 Vy
Vx 100 Ix (3.2)
Iz 0+ 10 Vz
11. eip
Terminal Y exhibits an infinite input impedance. The voltage at X follows that applied to Y.
Thus X exhibits a zero input impedance. The current injected into X is conveyed to the high
impedance output terminal Z either with same polarity ( in CCII+ )or with opposite
polarity ( in CCII- ).
Figs. 2.2 and 2.3 illustrate the application of CCII to the realization of controlled
sources, impedance convertors, impedance inverters, gyrators. and various analog
computation elements [7]. Thus CCII has proven to be more useful than the earlier version,
CCI. The published literature provides CCII realizations for most known network building
blocks.
2.2SIMPLE CIRCUIT REALIZATION OF CCII
Consider an ideal NMOS transistor as shown in Fig. 2.4. For an ideal NMOS, VGS
approachs zero, and thus voltage applied to the gate results in the same voltage at the7
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Figure 2.2.Applications of current conveyors to active network synthesis.8
Functional Element Function Realization Using Current Conveyor
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Figure 2.5.Current conveyor implementation using OP-AMP and NMOS transistor.
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source. The gate terminal acts as an open circuit. The source terminal exhibits a zero
impedance at CCII terminal X. The current injected at the source is conveyed to the drain
with an infinite impedance level ( as in terminal Z of current conveyor). Thus, the ideal
transistor behaves like a negative current conveyor( CCII-).
A better approximation to an ideal transistor is an NMOS transistor in the negative
feedback loop of a conventional voltage-mode OP-AMP, as shown in Fig 2.5 [6].
However, one should note that the current is constrained to flow only out of terminal X. A
bi-directional current conveyor is obtained by placing a complimentary pair of MOS
transistors in the OP-AMP feedback path as shown in Fig. 2.6. The current is transferred
to the output node via a complimentary pair of current mirrors. Fig. 2.6 (a) shows a
positive current conveyor implementation with the direction of current for both terminals X
and Z entering into node. A negative bi-directional current conveyor is obtained using the
complimentary cross-coupled current mirrorconfiguration shownin Fig. 2.6(b).
2.3CCII IMPLEMENTATION USING AN OP-AMP SUPPLY-CURRENT
SENSING TECHNIQUE
The supply-current sensing technique makes use of the fact that the sum of the
currents in the power supply leads of the OP-AMP equals the output current, provided no
other connections exist to ground that carry signal current. Lidgey and Toumazou [11] used
this technique for a current-follower realization. Wilson 1101 showed that the same
technique can be used for implementing CCII.
Fig. 2.7 shows a practical implementation of CCII by Wilson. In Fig. 2.7(a), if Ix
is the current flowing into the inverting terminal of the OP-AMP and I is its positive supply
terminal current,then by Kirchoffs current law, the negative supply current is I + Ix.Y
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Figure 2.6 (a). Positive current conveyor.
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Figure 2.7 (a).Positive current conveyor using supply current sensing technique.14
Using a complementary current mirror pair, this supply current difference lx is conveyed to
the output node. The same logic holds true if the direction of the current is reversed.Thus,
a bi-directional positive current conveyor (CCII+) is obtained. Fig. 2.7(b) shows a
negative current conveyor implementation using the supply-current sensing technique.
The supply-current sensing technique was exploited to construct different circuits
such as a differential transconductor, universal active filter, wideband precision rectifier,
current summer, instrumentation amplifier, etc [11,12]. The dynamic range and noise
performance of supply current sensing circuits is limited since the total supply current is
sensed to produce the output signal.
2.4CURRENT-MODE OP-AMP
Although considerable performance improvement is obtained from current- mode
circuits, the full benefits will not be realized until a fully-differential current- mode OP-
AMP is developed. In this section, we define the specifications of an ideal current-mode
OP-AMP.
2.4.1 NETWORK CHARACTERISTICS
The current mode OP-AMP is a grounded four-terminal network ideally with zero
differential input impedance, infinite differential current gain, infinite differential output
impedance, and zero common-mode current gain 11]. Fig 2.8(a) shows the network
symbol for such an amplifier. The network characteristics are summarized in Fig. 2.8(b).
idm and icm are the differential- and common-mode input currents, respectively, and Aidm
and Aicm are the differential- and common-mode input current gains of the amplifier,
respectively. The output current is purely differential only when Aicm is zero; i.e,
13 = -14 = Aidm (- 12) / 2 = Aidm idm (2.3)Y
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Figure 2.7 (b).Negative current conveyor using supply current sensing technique.16
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Figure 2.8. Network Characteristics of a current-mode OP-AMP.
(a) Network symbol ;(b) Network response.17
To achieve a high common-mode rejection ratio ( CMRR ), Aim should be minimized as
possible. The current-mode OP-AMP described above is readily configured into a closed-
loop current conveyor (CCII-) as shown in Fig 2.9 [1].
2.4.2 PREVIOUS CIRCUIT IMPLEMENTATION
In the earlier bipolar circuit implementation of a current-mode OP-AMP [13], a four
transistor translinear current cell was used as shown in Fig. 2.10. Transistors T1 -T4 form
a four transistor "translinear" loop. By applying Gilbert's translinear principle [14,15]
assuming perfectly matched devices ( equal collector areas),the collector currents are
given by
11.13 = 12.14 (2.4)
For a purely differential input[ Iin(X) =
12 = I3 = 10 + Iin/2and I1 = I4= 10-Iin /2 (2.5)
For a common-mode input[ Iin(X) = Iin(Y)
= 12 = IoIin/2and 13 = 14 = Io + Iin/2 (2.6)
Also by the emitter-follower action, the potential at node Z is replicated at X and Y. Using
proper current mirror circuits, the basic cell is easily converted to obtain fully- differential
outputs.
One objective of this research is to develop a fully-differential current-mode OP-
AMP usingthe pervasive standard digital CMOS IC fabrication technology. In the
following discussion, we focus on the CMOS circuit design.18
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Figure 2.9. Closed-loop current-conveyor using current-mode OP-AMP.19
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Figure 2.10.Bipolar current-mode OP-AMP based on Trans linear principle.20
3. CIRCUIT DESIGN FOR CURRENT-MODE OP-AMP
As discussed in previous chapters, a current-mode OP-AMP, and various current
conveyors have been realized as MOS integrated circuits, but with a voltage-mode
OP-AMP as the basic building block. In this chapter, a novel CMOS current-mode
OP-AMP cell is proposed. This idea was conceived while contemplating on the class-AB
transconductor circuit of Seevinck and Wassenaar [16]. Hence we begin by discussing its
design.
3.1CMOS CLASS-AB TRANSCONDUCTOR
Consider two NMOS transistors ( Fig. 3.1 ), perfectly matched and operating in the
saturation region. The differential output current is given by
Idiff = ID11D2
= K ( VGsi VT )2K ( VGS2 VT )2
= K ( VGS1 + VGS2 2VT ) (VGS1VGS2 )
From Fig. 3.2 we see that, 2VB = VGS1 + VGS2 2Vi- is constant and
vid = (VGS1VGS2 ) / 2;then
Idiff = K VB vid
Thus, a linear voltage-to-current conversion is obtained with transconductance KVB.
(3.1)
(3.2)
The circuit shown in Fig. 3.2 requires two floating dc voltage sources. These
voltages are constant while accepting the varying transistor currents 1D1 and 1D2. Also,VGS 1
Figure 3.1. Two transistor circuit used to demonstrate class-AB principle.
0
VB+VT VB +VT
Figure 3.2. Linear MOS transconductor circuit principle.
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these sources should not draw current from the input terminals. To achieve this, each
transistor in Fig. 3.2 is first replaced by CMOS pair. Using the square-law characteristic
for MOS devices in Fig. 3.3, we define an equivalent gate-source voltage
VGSeq = VGSnVGSp
Since for each transistor,
VGS = VT + ( I / K)la (3.3)
VGSeq can be expressed as,
VGSeq = VTnVTp + [ 1 / Kn la + 1 / Kpla11/2 (3.4)
= Vpeq + (/ Keq )1/2 (3.5)
where VTeq = VTnVTp (3.6)
andKeq = Kn Kp [ 1 / Kn 1/2 + 1 / Kp1/2 ] A/2 (3.7)
Thus, a CMOS transistor pair acts as a single MOS transistor, but with a zero current
controlling port and with equivalent threshold voltage and transconductance parameters
given by (3.6)-(3.7). The required floating bias voltage sources are realized by diode-
connected CMOS pairs biased by dc currents Ig as shown in Fig. 3.5. From (3.5), the VB
bias voltage is given by
VB = ( IB / Keq )1/2 (3.8)
Introducing this bias network into the circuit of Fig. 3.4, the final class-AB CMOS
transconductor is obtained as shown in Fig. 3.6 [16].
3.2CURRENT-MODE OP-AMP USING A CLASS-AB CONFIGURATION
If a common-mode signal is applied at the voltage inputs of the transconductor, then
assuming all transistors are in saturation, the circuit operates as a pair of cross-coupled
current mirrors. If we apply differential input currents at nodes A and B, then the total23
J
VGS
ID VGSeq
Figure 3.3. Replacing single transistor by CMOS pair.
C
Figure 3.4. Transconductors with CMOS input pairs.VB + VTeq
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T
Figure 3.5. Floating bias realization.
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Vss
Figure 3.6.Cross-coupled class-AB transconductor.
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output current consists of the bias currents and the mirrored differential current
components.
To explain the circuit in another way, it is first redrawn in Fig.3.7. Nodes A and B
are the current input nodes. If a differential current i is applied as shown in Fig. 3.7, the
current flowing through P1-N1 is (I - i) and the current flowing through the P4-N4 branch
is (I + i).(I - i ) is mirrored to the P2-N3 branch, and similarly, (1 + i) flows through N2-
P3. This result is similar to that we obtained in the section 2.4.1using the translinear
principle for BJTs.
An additional set of complementary current mirrors can be used to extract the
differential current at the output as shown in Fig. 3.8. Thus, if all transistors are the same
size and are maintained in saturation, then an input differential current of magnitude i gives
rise to an output differential current of magnitude 2i. Thus, a differential current gain of 2 is
obtained. To obtain a higher or other desired value of differential current gain, the MOS
aspect ratios are scaled appropriately as shown in Fig. 3.9. To obtain high output
impedance, cascode transistor pairs are introduced at the output nodes. Thus, a fully-
differential current-mode OP-AMP with controllable differential gain is obtained. This OP-
AMP can be used to implement various functions such as current summers, sample-and-
hold circuit, integrators, and active filters as discussed in detail in the next chapter.
3.3SIMULATION RESULTS FOR CURRENT-MODE OP-AMP
Fig. 3.10 shows the final circuit for simulating the performance of the current-mode
OP-AMP. Instead of using a simple current mirror in place of a current source, a high-
swing cascode current mirror is used since it offers very high output impedance, and higher
output voltage swing as compared to cascode and simple current mirrors. The bias currentVB
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I - i
Vss
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N3
Figure 3.7. Current-mode OP-AMP: The basic idea.
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used was 100 RA. Cascode devices PA1, PA2, NA1 and NA2 increase the output
impedance by an amount equal to gmrds. All transistors except for N1-N4 have a W/L ratio
of 300 p / 10 p.. N1-N4 are sized at 100 µ / 10 p. As N-well technology is assumed, all
PMOS transistors have their wells connected to their respective sources to minimize the
body effect. P-substrate is connected ground for all NMOS devices. Bias VB is maintained
such that all transistors in the core are in saturation.
Simulations were carried out using Mentor Graphics MSPICE simulator. Fig. 3.11
shows the DC transfer characteristic of the current-mode OP-AMP. The inputs are swept
differentially from -50 p.A to +50 1.1A, i.e., one half the bias current range. The output
current is a highly linear function of the differential input current. The simulation results
show that the total harmonic distortion (THD) for this OP-AMP is 0.02 % (74 dB ) at 2
KHz for Iin (peak-to-peak ) = 50 A. The beauty of the circuit lies in the fact that all these
excellent features are achieved using standard CMOS N-well technology with only a
standard 5 volt power supply.
Fig. 3.12 shows the open-loop frequency response for the OP-AMP. The -3 dB
roll-off frequency is 10 MHz. One should note that this particular high frequency response
is obtained using large devices (300 / 10). If the device sizes are reduced by a factor of 5
( thereby reducing capacitances of the internal nodes ), then the 3 dB roll-off frequency of
138 MHz is obtained.
3.4 ERROR ANALYSIS
Previously, the theoretical analysis of the circuit was based on the first-order MOS
model. However, in reality several nonidealities are present including transistor mismatch,
Vds mismatches, mobility reduction, channel-length modulation. body effect, and the(10-0
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bandwidth limitation. We now investigate the nonidealities and consider optimization of
the response.
3.4.1 TRANSISTOR MISMATCHES
The transistor mismatches are represented by mismatch as in their aspect ratios K.
In this case, for simplicity we consider only transistors in the PMOS current mirrors P1,
P2 and P3, P4. We analyze the mismatch behavior for the simple current mirror, and
extend the same analysis to the complex circuit.
Consider the simple current mirror shown in Fig. 3.13.I is the input bias current
for the diode-connected NMOS N1 and i is the small-signal input current. 8K represents
the mismatch in the aspect ratio of the two transistors. Assuming saturation operation and
no Vds, VT mismatches, for Ml,
I+ i = K ( Vgs - VT )2
vgs= [(i+i)/K]la + VT
(3.9)
(3.10)
For M2, Vgs appears as gate-to-source voltage producing current10 at the output.
Therefore,
Io = ( K + 8K) ( Vgs - VT )2 (3.11)
= (K +5K)[(I +i) /K]
= I + i + (8K/K)I +(8K/K)i (3.12)
As we see, the first two terms represent the desired output, the third term represents dc
offset, and last term represents gain error. Applying the same concept to the current-mode34
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Figure 3.13. Simple current mirror.
No mobility reduction
Figure 3.14. Mobility reduction modeled as a source resistance.35
OP-AMP, we see that the offset current ( 8K/K ) I appears as common-mode signal at the
output. Due to the fully-differential operation, it is cancelled, but ( SIC/K) i still appears at
the output as a gain error.
3.4.2 Vds MISMATCHES AND CHANNEL-LENGTH MODULATION ( X )
Using Fig. 3.13, and assuming saturation conditions and no K mismatches, the
analysis can be carried out along similar lines as follows:
And
I+ i = K ( Vgs VT )2 ( 1 + kVds1 )
( Vgs-VT)2 = (I+i)/[1((1 +XVds1)1
Io= K ( Vgs VT )2 ( 1 + X.Vds2 )
from (3.10)
I0= K(1 +A,Vds2)(I +i) /[K(1 +?Vds1)I
= (I +i)(1 +XVds2) /(1+XVds1)
= I + i + 2 [(Vds2- Vdsl)( 1 + XVds1 )1 (1 4 1) (3.12)
Similar to the previous case, we now calculate gain error and dc offset. Extending
the theory to the differential circuit, we calculate gain error and dc offset at the output.
Unlike the previous case, dc offset is not cancelled because the bottom current mirror pairs
are NMOS and the top current mirror pairs are PMOS. The different X values for NMOS
and PMOS devices make dc offset unremovable. One way to minimize these errors is to36
have smallby employing long transistors or to choose L's appropriately such that A,
values for NMOS and PMOS transistors are equal.
3.4.3 MOBILITY REDUCTION AND SERIES RESISTANCE
Mobility reduction in the simple MOS model is represented by
Id = K ( Vgs - VT )2 / [ 1 +( Vgs - VT )] (3.13)
0 = SPICE parameter,
This effect of mobility reduction is interpreted as a source series resistance and is therefore
simply combined with any ohmic resistance already present.
Rewriting eqn. (3.13 )
K( Vgs VT )20 ( Vgs VT ) IdsIds = 0
Solving for ( Vgs VT) and assuming that
Ids0 / K « 4 / 0 (3.14)
As shown in Fig. 3.14, the term ( Ids() / K ) can be interpreted as an ohmic voltage
drop across a resistor Rs = 0 / K in series with the source. Using this model for the
current mirror as shown in Fig. 3.15:
Vgsi = [ ( I +) K ]1/2vT
Vgs2 = [ Io K [1/2 +VT
alsoVgs2 + Rs Io = Vgsi + Rs ( I +i ) (3.15)37
i
Figure 3.15.Current mirror with mobility reduction modeled as a source resistance.38
Therefore,
[Io/K]la +VT +RsIo= [(I+i)/K]1/2 +VT +R1+i)
This equation will be satisfied only when
Thus, mobility reduction alone does not introduce any error, but it creates harmonic
distortion terms when combined with Vds mismatches. (The analysis is very complicated
and hence is not presented here )
Nevertheless, the effects of mobility reduction are minimized by choosing high
values of K. In our case, the W/L ratios are 300/10, and thus the K values are large
reducing Rs.39
4. SWITCHED-CURRENT CIRCUITS USING THE CURRENT-MODE
OP-AMP TOPOLOGY
4.1INTRODUCTION
Over the past decade, analogue sampled data processing has been dominated by the
switched-capacitor technique. It has proven to be quite reliable in a wide range of signal
processing applications, both linear and non-linear, over a frequency range spanning audio
and video [18]. But this technique has some disadvantages such as need of special VLSI
processing (accurate capacitor fabrication), high power consumption, and less silicon-area-
efficiency. To overcome these problems, a new technique called switched-currents [3] was
proposed. By overcoming the aforementioned difficulties. switched-currents may
complement switched-capacitors. In this chapter, we first introduce the switched-current
technique, and then explain the development of switched-current circuits using current-
mode OP-AMP topology.
4.2 SWITCHED-CURRENT SYSTEMS
A switched-current system is defined an analogue sampled-data circuit in which
signals are represented by current samples [3]. This is in contrast to switched-capacitor
circuits which use voltage samples. Unlike switched-capacitors. switched-current circuits
are implemented using standard digital VLSI CMOS process. Linear floating capacitors are
not needed in switched-currents circuits. Also, voltage swings are small as signals are
represented by currents, thus giving the potential for low supply voltage operation [4].
Fig. 4.1 shows a simple switched-current track-and-hold circuit. S represents the
switching transistor and 4:1) is a clock signal. The input signal i and bias current I cause the40
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Figure 4.1. A simple switched-current track-and-hold circuit.41
gate-oxide capacitance of M1 to be charged to Vgs, which is then applied to the gate of M2
through switch S. When transistor S is turned on, Vgs is applied to both Coxa and Coxb.
When transistor S is turned off, Coxb remains charged to the Vgs value at the instant when
S turned off. This voltage storage maintains the output current 10 as a scaled version of i
at the instant before S turned off.
Fig. 4.2 shows a first-generation switched-current delay cell.N-channel and P-
channel memory cells are cascaded, and 4)1 and 4)2 are non-overlapping clock signals. The
N-channel memory is clocked on phase 4)2 and the P-channel memory on phase 4 1.
During phase 4)2 ( the end of period (n-1) ), current i(n-1) and the bias current I enter the
input diode of the N-channel memory cell. During phase 4)1 ( beginning of period (n) ), this
current is stored in the N-channel memory cell and is transferred to the P-channel memory.
On the next phase 4)2,io(n) is sustained at the value i(n-1). Thus, a unit clock period delay
is accomplished from input to output.
A switched-current integrator is formed from a delay circuit having two output
stages weighted 1 and A as shown in Fig 4.3. The output from the 1 weighted stage is fed
back to the non-inverting input summing node. The output current io is extracted from the
A weighted stage. The output current equation is derived as follows :
As shown in Fig. 4.3,
the feedback current is given by
if = (i1 + if ) Z-1 (4.1)
i.e. if = i1 Z-1 / ( 1Z-1 ) (4.2)
The output current is a scaled version of if:
io = A if (4.3)it
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Figure 4.2. A switched-current delay cell.
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Figure 4.3. A switched-current integrator circuit.44
io = A Z-1/ ( 1- Z-1 ) (4.4)
Eqn. 4.4 corresponds to a lossless noninverting current integration.
4.3 FULLY DIFFERENTIAL SWITCHED-CURRENT CIRCIJITS
USING THE CURRENT-MODE OP-AMP TOPOLOGY
If switch transistors are introduced in the current-mode OP-AMP circuit as shown
in the Fig. 4.4, interesting results are observed. The complete circuit now acts as a delay
cell,the advantage being both inputs and outputs are now fully-differential.
Differential input currents are applied to the OP-AMP. When phase 02 is on,
transistors S1, S2 are on, and current Ii(n-1) is maintained in branch N3-P2, whereas
current I + i(n-1) is sustained in branch N2-P3. When phase 01 is on, transistors S3-S6 are
on. Current Ii(n-1) is mirrored from the PC3 branch to branch containing PC4 and
current I + i(n-1) is mirrored from NC3 to NC4. Thus the output current at node B is
2i(n-1). Similarly the output current at node A will be 2i(n-1) with opposite direction as
shown in Fig. 4.4. Scaling the aspect ratio of the final output pairs by half, unity-gain is
obtained, if desired.
Fig. 4.5 shows the simulation results of a differential delay cell. The clock
frequency is 40 KHz, and input sinewave frequency is 1 KHz.
Extending this technique, a completely differential integrator can be constructed as
shown in Fig. 4.6. The output current equations are
= AZ-1 i/( 1-Z-1) (4.5)VI IC>
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io_ = -AZi/(1-Z-1) (4.6)
The layout for a differential delay cell was developed using a 2gm N-well CMOS
technology. The layout for a 5-pole Chebychev switched-current filter was also done using
a 2gm P-well CMOS technology. Both the chips have been sent to the foundry for
fabrication and will be tested at a later date.
4.4 ERROR ANALYSIS
All sampled-data circuits suffer degraded performance ( accuracy, dynamic range,
linearity, offsets, etc. ) through analogue errors resulting from device imperfections. In this
section, we analyze the errors affecting performance of switched-current circuits.
1. VT AND K MISMATCHES [17]
Processing variances give rise to variations in the threshold voltage (VT ) and K.
These result in an error in mirror ratio, and hence in the filter coefficient value. These errors
are minimized by employing a unit-cell layout. Random errors in VT and K are reduced by
increasing the area of the transistors.
2. CHANNEL-LENGTH MODULATIONX, [17]
Vds variations produce errors in both direct and mirrored outputs of the current
track-and-hold. In the differential design described earlier, N1-N4 act as cascode devices
which reduce the effects of channel-length modulation. Also choosing L large such as
10 gm for all transistors, further diminisheseffects.49
3. CLOCK FEED-THROUGH [19]
When switch transistors change their state from on to off. the channel charge is
injected onto the oxide capacitance of the hold transistor producing an error in the held
voltage giving rise to a corresponding error in the held current. This error is minimized by
increasing the oxide capacitance ( by increasing area of the memory transistor ) and by
decreasing the injected charge ( by reducing switch dimensions and possibly the clock
voltage ). In the differential memory cell, there is a partial cancellation of clock feed-
through effects between the upper and lower current mirrors.50
5. CONCLUSION
In certain applications, we have seen that current-mode analogue signal processing
has advantages over voltage-mode processing. Current-mode processing offers high-
performance properties such as speed, bandwidth and accuracy. Furthermore, these circuits
are potentially operated with low supply voltage.
In this research work, an innovative way of designing a CMOS fully-differential
current-mode OP-AMP was developed, featuring the standard CMOS technology and the
standard 5 volt supply. Simulation results show highly-linear operation with very low
( 0.02 % ) total harmonic distortion. Most of the earlier implementations of current-mode
OP-AMPs used conventional voltage-mode OP -AMPS. The current-mode OP-AMP
developed here is autonomous constituting a simple basic cell using MOSFETs. The same
circuit with the addition of switch transistors is made to perform sampled-data operations
such as a switched-current track-and-hold, an integrator, a filter. etc. The layout for a
highly-linear fully-differential current-mode OP-AMP, a differential switched-current delay
cell, an integrator and a five-pole Chebychev filter were done using a 2µm CMOS
technology.
In analogue circuits, the voltage-mode processing is the most popular and the oldest
concept, and a lot of research work has been done in this area. In comparison, the current-
mode processing, being a nascent idea, needs to be exploited more. Because of its high-
performance properties, many researchers are attracted to current-mode alternatives for
various conventional circuit designs. It is likely that current-mode processing will soon
impact the IC industry. Future ICs will likely employ both current-mode and voltage-mode
processing utilized for the optimum performance.51
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